via aws.amazon.com => original post link
Using advanced node technology to successfully manufacture a chip is getting harder as chip geometries continue to shrink. Electronic Design Automation (EDA) consumes more compute, storage, and time. Giving your engineers more time to iterate and find bugs in the design and verification phases will result in saving millions in re-spins and lost revenue. Further complicating the chip design process, the semiconductor market is experiencing a talent shortage. Increasing productivity for existing engineers alleviates this shortage and improves time to market. In this blog, we explore two environments showing up to 40% performance improvement using flexible compute options. These environments span batch and interactive tools from Cadence and Synopsys, comparing time-to-results and job costs.
Why choice matters